SIGMA-DELTA CONVERTERS

Chair: J. Fattaruso, Texas Instruments, Inc., Dallas, TX

Associate Chair: D. Allstot, Carnegie Mellon Univ, Pittsburgh, PA

14.1 A Stereo Multi-bit SD DAC with Asynchronous Master-clock Interface (1:30)

T. Kwan, R. Adams(1), R. Libert(1)

Analog Devices, Santa Clara, CA

(1)Analog Devices, Wilmington, MA

A two-channel multi-bit SD DAC for audio applications with on-chip digital PLL, sample-rate converter, 0-63dB 1dB/step attenuator, and second-order SC filter provides >90dB unweighted SNDR. Out-of-band noise of -63dB and less than 0.1° phase nonlinearity are achieved. The 12mm2 0.6um CMOS IC dissipates 220mW at 5V.

14.2 A 1.8V 6.3mW Digital-Audio SD Modulator in 1.2um CMOS (2:00)

S. Rabii, B. Wooley

Stanford University, Stanford, CA

A switched-capacitor SD modulator operating from a 1.8V supply achieves 92dB dynamic range over a 25kHz signal bandwidth. Signal scaling and two-stage amplifiers in the third-order modulator extend the dynamic range. Integrated in 1.2um CMOS with poly-n+ capacitors, the circuit dissipates 6.3mW and occupies 2.9mm2.

14.3 A 1.8V 94 dB Dynamic Range SD Modulator for Voice Applications (2:30)

J. Grilo(1,2), E. MacRobbie(1), R. Halim(1), G. Temes(2)

(1)Rockwell International, Newport Beach, CA

(2)Oregon State University, Corvallis, OR

A 1.8V 2.0mW second-order SD modulator for voice applications has 80dB peak SNDR and 94dB dynamic range of 94dB at 2MHz sampling frequency. The modulator is realized with a 5V, 0.6um CMOS process in 0.44mm2 active area.

BREAK (3:00)

14.4 A 0.2mW CMOS SD Modulator for Speech Coding with 80dB Dynamic Range (3:15)

E. van der Zwan, E. Dijkmans

Philips Research Labs, Eindhoven, The Netherlands

A fourth-order 64x oversampled SD modulator with microphone input has 80dB dynamic range over a 300-3400Hz bandwidth. THD is -72dB at 40mVrms maximum input level. Current consumption is 95mA from a 2.2V supply and chip area is 0.5mm2 in 0.5um CMOS.

14.5 A 3V 22mW Multi-bit Current-mode SD DAC with 100dB Dynamic Range (3:45)

Y. Shinohara, H. Terasawa, K. Ochial, M. Hiraoka, H. Kanayama, T. Hamasaki

Burr-Brown Japan, Ltd., Atsugi, Japan

A dual-channel 5-level current-mode SD DAC exhibits 90dB SNDR and 100dB dynamic range while consuming 22mW at 3V. The analog section of the 0.6um CMOS IC uses 1.1mm2, and the pipelined multiplier-less digital filter requires 2mm2.

14.6 A Bandpass DS Modulator for Ultrasound Imaging for 160MHz Clock Rate (4:15)

O. Norman

Comlinear Corp., Ft. Collins, CO

A fourth-order bandpass DS modulator for phased-array imaging applications uses 0.8um BiCMOS. The 2.5MHz-wide signal band is centered at 5MHz and the modulator clocks at 160MHz. The dynamic range is 84dB. Noise shaping can be programmed between band reject and notch functions for B- and CW-modes.

14.7 A 4-Channel 18b SD Modulator with Chopped Offset Stabilization (4:45)

W. Lee

Analog Devices, Inc., Wilmington, MA

A four-channel SD modulator in 2um BiCMOS uses SC techniques to cancel amplifier offset voltages and chopping techniques to suppress charge injection from critical analog switches. Chopping reduces offset voltages by 20x. Dynamic range of 107dB over 1.2kHz bandwidth with ±V supplies and offset drift of 0.8ppm/ °C are achieved.

CONCLUSION (5:00)


Go back to the SSCS page

Go back to the ISSCC page

If you have any comments for the ISSCC, please forward them to

Frank Hewlett
hewletfw@sandia.gov

Comments related to the maintenance of this web site should be sent to sscs@eecg.toronto.edu .


http://www.isscc.org/isscc/1996/ap/fp14.htm
Last modified : Tuesday February 17, 1998 at 8:16am EST