Chair: P. Ruetz, Silicon Architects, Sunnyvale, CA
5.1 A 16MB/s PRML Read/Write Data Channel (1:30)
A 3.3V, 0.5mm BiCMOS mixed-signal 16MB/s 144MSample/s PRML read/write data channel provides both PRML and EPRML signal encoding. Signal equalization is provided using a programmable continuous-time low-pass filter and a 10-tap finite-impulse-response (FIR) digital filter. The 5.1mm2 chip contains 50k equivalent CMOS logic gates and analog circuits.
5.2 A 270MHz 10-Tap Digital FIR Filter
for PRML Disk-Drive Read Channels (2:00)
A 10-tap digital FIR filter performs PR-IV PRML channel equalization at a data rate up to 270MSample/s. It uses 0.5mm BiCMOS and a distributed arithmetic filter architecture. The 4mm2 block dissipates 600mW at 200MSample/s at 3.3V.
5.3 A 240MHz 8-Tap Programmable FIR Filter
for Disk-Drive Read Channels (2:30)
A 8-tap digital FIR filter performs channel equalization at 240MSample/s data rate. The filter uses 0.8mm CMOS and a Direct Form II (transposed) architecture. The 2.9mm2 block dissipates 426mW at 240MSample/s with a 3.7V supply.
Break (3:00)
5.4 A 0.9V, 100MHz, 4mW, 2mm2, 16b DSP Core (3:15)
A 0.25mm CMOS DSP core is composed of a 16b multiplier, a 32b adder, an 8kb SRAM and a PLL. PLL pull-in time is 0.7ms at 0.9V. Sense amplifiers are employed on internal data busses.
5.5 114 MFLOPS Logarithmic-Number-System Arithmetic Unit
for DSP Applications (3:45)
A DSP arithmetic core based on a logarithmic number system uses two multiplier/dividers and one adder/subtractor. IEEE-754 precision is obtained with 69k transistors in a 16mm2 1.2mm CMOS core. Three operations are performed in each 38MHz cycle.
5.6 A 210Mb/s Radix-4 Bit-Level Pipelined Viterbi Decoder (4:15)
A 16-state 210Mb/s Viterbi decoder implements a parallel radix-4 add-compare-select (ACS) architecture using bit-level pipelining. The 75k-transistor 30mm2 die dissipates 2.5W at 5V using 1.2mm CMOS technology.
5.7 An IC for "Turbo-Codes" Encoding and Decoding (4:30)
This 80mm2 codec for future digital TV broadcast systems in 0.8mm 2-metal CMOS contains 600k transistors, and operates at clock rates up to 40MHz.
Conclusion (4:45)
If you have any comments for the ISSCC, please forward them to
Comments related to the maintenance of this web site should be sent to sscs@eecg.toronto.edu .