A 170MHz RF European radio messaging system (ERMES) pager front-end including LNA, mixer, VCO, and IF strip with integrated filter is implemented in a 1.2mm BiCMOS. Overall noise figure is 6.2dB with a supply current of 230mA at 3V. VCO phase noise is -74.9dBc/Hz at 2kHz carrier offset.

20.2 A 1GB/s Scalable Coherent Interface Link in 0.8mm BiCMOS

A 12.7mm2 scalable coherent interface test chip achieving 500Mb/s/wire over a 10m cable with 16b parallel interface is implemented in 0.8mm BiCMOS. The chip includes drivers, receivers, input deskewing, clock doubler, and an elastic buffer.

20.3 Analog Baseband Processor

A dual-mode CDMA/FM cellular-telephone analog baseband processor on a 6.1x6.3mm2 die uses 1mm BiCMOS. The 85MHz IF center frequency is reduced to I and Q baseband components with a 630kHz bandwidth in CDMA mode and a 12.2kHz bandwidth in FM mode. Idle mode current is 35mA in CDMA and 20mA in FM from a 3.3V supply.

20.4 A CMOS Analog Front End Circuit

A CMOS analog front-end circuit for FDM-based ADSL systems contains all analog functions including AGC amplifiers, continuous-time band-pass filters, SD AD/DA converters and digital decimation and interpolation filters. On-chip automatic tuning of the bandpass filters provides >300% center frequency range with 1% frequency accuracy. Higher-order SD AD/DA converters achieve 12b data conversion at 1.54MSample/s with 32x oversampling. The 65mm2 0.7mm CMOS chip uses 2W from a 5V supply.

20.5 A 3V GSM Codec (3:00) P. Minoque

A voiceband and a baseband codec with auxiliary converters for the Pan-European GSM cellular radio system occupies 9.2x9.6mm2 in 0.8mm CMOS and contains 150k transistors. One-third of the 80 pins are devoted to power/ground/substrate to minimize crosstalk between analog and digital sections.

Conclusion (3:30)

Go back to the SSCS page

Go back to the ISSCC page

If you have any comments for the ISSCC, please forward them to

Comments related to the maintenance of this web site should be sent to sscs@eecg.toronto.edu .